

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
8 February 2001 (08.02.2001)

PCT

(10) International Publication Number
WO 01/09579 A1

(51) International Patent Classification⁷: G01J 5/40

(21) International Application Number: PCT/US00/20699

(22) International Filing Date: 28 July 2000 (28.07.2000)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
60/146,696 30 July 1999 (30.07.1999) US

(71) Applicant: XACTIX, INC. [US/US]; Suite 565, 2403 Sidney Street, Pittsburgh, PA 15203 (US).

(72) Inventor: LEBOUITZ, Kyle; Apartment 101, 3955 Bigelow Boulevard, Pittsburgh, PA 15213 (US).

(74) Agent: CARLETON, Dennis, M.; Buchanan Ingersoll, 20th Floor, One Oxford Centre, Pittsburgh, PA 15219 (US).

(81) Designated States (*national*): AE, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK, DM, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.


(84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published:

— With international search report.

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: THERMAL ISOLATION USING VERTICAL STRUCTURES



(57) Abstract: This invention relates to the construction of microfabricated devices and, in particular, to types of microfabricated devices requiring thermal isolation from the substrates upon which they are built. This invention discloses vertical thermal isolators and methods of fabricating the vertical thermal isolators. Vertical thermal isolators offer an advantage over thermal isolators of the prior art, which were substantially horizontal in nature, in that less wafer real estate is required for the use of the vertical thermal isolators, thereby allowing a greater density per unit area of the microfabricated devices.

WO 01/09579 A1



Thermal Isolation Using Vertical Structures

Related Applications

This application claims the benefit of co-pending U.S. provisional application serial number 60/146,696, filed July 30, 1999, entitled "IR Imager Utilizing Vertical
5 Structures for Sensor/Substrate Thermal Isolation."

Field of the Invention

This invention relates to the field of microfabricated devices and, in particular, to the thermal isolation of such structures from a substrate utilizing vertically built supports.

Background of the Invention

Certain types of microfabricated devices require thermal isolation from the substrate upon which they are fabricated. One good example of this is a sensor used to detect infrared energy, which is implemented as a thermal bi-morph. Thermal bi-morph devices are typically cantilever beams that are made of two components having different
15 thermal expansion coefficients. When the beam is heated, the difference in thermal expansion coefficients causes the beam to bend. The amount of bending can then be related to the received infrared energy. The concept of the use of a thermal bi-morph for infrared detection is not new.

Absent thermal isolation from the substrate, the heat in the bi-morph would be
20 conducted into the substrate before a meaningful measurement of the bending of the bi-morph could be acquired.

Prior art examples of uncooled infrared sensors utilizing thermal bi-morphs are known. Such prior art examples, however, use a horizontal thermal isolation structure, as shown in Figure 1. Typically, such horizontal thermal isolation structures are composed
25 of a material having a low thermal conductivity, such as amorphous silicon carbide or silicon nitride.

One problem with such horizontal thermal isolation structures is the amount of wafer real estate required. The horizontal thermal isolation structure limits the number of sensors per unit of area on the wafer because of the additional wafer real estate required
30 for the isolation structure. Because it is often desired to pack as many sensors on a wafer

as possible, it is a goal to eliminate the horizontal thermal isolation structure in favor of a more compact design, preferably one that does not add to the wafer real estate required for any given sensor.

Summary of the Invention

5 A novel approach to the fabrication of uncooled infrared sensors utilizing a vertical thermal isolation structure is described herein. As stated previously, thermal isolation structures provide necessary substrate/sensor thermal isolation to improve the sensitivity of the sensor to infrared energy. The benefit of vertical isolation structures is that they provide necessary thermal isolation while consuming a minimum amount of
10 wafer real estate. Minimizing wafer real estate per sensor means that more sensors can be packed into a given unit area. If such infrared sensors are used, for example, for imaging, this means that the number of pixels available for imaging can be increased.

 In the preferred embodiment, the thermal isolation structure is fabricated as a vertical structure contacting the substrate at one end and the infrared sensor, or any other
15 microfabricated device requiring thermal isolation from the substrate, on the other end. Preferably, the microfabricated device, such as the bi-morph used in an infrared sensor, is cantilevered from the vertical thermal isolation structure. As a result, the vertical thermal isolation structure is located under the microfabricated device and does not take
20 up any more, or very little more, wafer real estate than the actual device which is being thermally isolated from the substrate.

 Several embodiments of vertical thermal isolation structures are disclosed herein. These include an L-shaped structure, a corrugated L-shaped structure, and a hollow tube structure. Various shaped structures may have advantages over other shapes, dependent upon the application. The disclosed shapes are meant to be illustrative only. Certainly
25 other shapes may be utilized and fabricated with the methods described herein, and would therefore be within the scope and spirit of this invention. Also, this invention is not meant to be limited to bi-morphs for sensing infrared energy. The vertical thermal isolation structures and related fabrication methods can be used with any microfabricated devices requiring thermal isolation from the substrates on which they are built.

Detailed Description of the Drawings

Figures 1a and 1b show a top and side view respectively of a horizontal thermal isolation structure according to this invention.

5 Figure 2 shows a typical prior art silicon nitride tube structure.

Figure 3 is a cross-sectional view of the prior art tube structure of Figure 2.

Figure 4 shows a mold used to create the prior art tube structure of Figure 2.

Figure 5 shows a prior art tube network structure.

Figure 6 shows a close up view of the prior art tube network of Figure 5.

10 Figure 7 shows a thermally isolated bi-morph utilizing the vertical tube shaped structure for thermal isolation.

Figure 8 shows an array of bi-morphs utilizing the tube structure of Figure 7.

Figures 9(a-j) show the steps of the fabrication process of the tube structure and infrared sensor shown in Figures 7 and 8.

15 Figure 10 shows the fabrication of a tube shaped thermal isolation structure utilizing a wafer having an insulator therein.

Figures 11(a-h) show a variation of the invention using a mesa-shaped thermal isolation structure.

20 Figure 12 shows how a bi-morph bends in response to the absorption of infrared energy.

Figure 13 shows an L-shaped vertical thermal isolation structure.

Figures 14(a-h) show the fabrication process for the vertical thermal isolators of Figure 13.

25 Figure 15 shows another embodiment of the L-shaped thermal isolation structure using a corrugated design.

Figure 16 shows a variation of the L-shaped vertical thermal isolation structure of Figure 13.

Figures 17(a-e) shows the fabrication of L-shaped thermal isolators on a chip having an insulating bearer therein.

30 Figures 18 show the result of the fabrication process of Figures 17(a-e).

Figure 18a shows another version of Figure 18 utilizing L-shaped isolators.

Figures 19 and 19(a) show arrays of sensors built using the fabrication process of Figures 17(a-e), with L-shaped and tube-shaped vertical thermal isolators, respectively.

Figures 20 and 20a show a device utilizing a wire connection to the bi-morph that has been moved under the device and made into a serpentine shape.

Figure 21 shows a mushroom shaped sensor utilizing a vertical thermal isolation structure.

Figure 22 shows a second embodiment of a mushroom shaped sensor utilizing a vertical thermal isolation structure.

10

Detailed Description of the Invention

Figures 2 and 2a show two views of a structure according to the present invention which utilize a silicon nitride tube 102 to thermally isolate device 100 from a substrate (not shown). The device 102 shown is a bi-morph capable of sensing infrared energy, however, any device can be thermally isolated from a substrate utilizing the present invention.

Preferably, the tube structure is composed of silicon nitride, which has the advantage of having a thermal conductivity characteristic that is substantially lower than a single crystal silicon substrate, thereby providing an improvement in thermal isolation over the prior art. Specifically, low pressure chemical vapor deposition (LPCVD) silicon nitride has a thermal conductivity of approximately 3.2 W/(m K) whereas single crystal silicon has a thermal conductivity of 157 W/(m K).

A cross-section of a hollow tube 103 is shown in Fig 3, which clearly demonstrates that walls 105 are thin and vertical and that the top of the structure is flat. The mold used to create the hollow tubing is shown in Fig 4. Trench 107 in substrate 106 was fabricated using a deep-RIE etcher. Such an etch tool is required to produce the high aspect ratio structures preferred for the formation of the tubing.

Figures 5 and 6 show different views of a network of silicon nitride tubes 103. This structure not only shows that it is not necessary to remove all of the single crystal silicon substrate 106, but also that it is possible to create a network of tubing 103. Such a structure can be used to create arrays of microfabricated devices, such as infrared sensors, which must be thermally isolated from substrate 106.

For purposes of illustration of the vertical thermal isolation concept, silicon nitride tubes were used to create an uncooled infrared sensor having a basic shape as shown in Fig. 7. The structure has a substrate 109, typically silicon, a sensor comprised of a bi-morph made using two layers 111 and 112, a tubing portion 103 used for thermal isolation between the sensor and the substrate, and a gap between the sensor and the substrate 110. It should be noted that there is flexibility in the shape of the gap. The choice of materials used for the bimorph (a common combination is silicon dioxide and aluminum), the choice of substrate and the material used to produce the tubing. An example of another possible tubing material besides silicon nitride would be silicon dioxide. Further, it is not necessary to limit the invention to the use of a bi-morph. Similar multi-morph structures may also be used as an infrared sensor. Such structures may have one or more additional layers which may not contribute significantly to the structural properties of the beam but which will increase the amount of absorbed heat which will hence increase the deflection of the beam.

It should be noted that in Fig. 7, there are two sensors 113 and 114 which, for example, may represent two pixels in an imaging application. In practice, for an imaging application, many more pixels would be used, such as is shown in Fig. 8, which shows a 10 x 10 pixel array.

The basic steps to be used to fabricate the uncooled infrared sensor of Figure 7 are shown in Figs. 9(a)-(j). The process begins with a standard silicon wafer 109 as shown in Fig. 9(a). Preferably using a deep-RIE etcher, trenches 107, shown in Fig. 9(b), are etched into the topside of silicon wafer 109. Other cross-sectioned trenches can be created using other dry and wet etches. The trenches 107 define the shape of the thermal isolation tubing. Next, as shown in Fig. 9(c), holes 120 are created. Holes 120 extend through the backside of wafer 109 and are created using a deep-RIE process but other etches will also work. Holes 120 are access holes which will be used to provide deposition gas access to trenches 107. Shown in Fig. 9(d), dummy wafer 121, composed of silicon layer 122 coated with silicon dioxide layer 123, is bonded to the etched wafer to provide a top for trench 107. In Fig. 9(e), a conformal LPCVD silicon nitride deposition is performed, leaving behind a conformal coating of silicon nitride 124, which forms the walls of the thermal isolation tubing. Other conformally deposited materials such as tetra-ethyl-ortho-silicate, and low temperature oxide may also be used. Dummy wafer 121 is then removed in Fig. 9(f), using a plasma etch to remove the layers

of nitride and oxide on the outside of the dummy wafer and then using an etch, such as potassium hydroxide or ethylene diamene pyrocathecol, which do not measurably attack silicon nitride.

The bi-morph structure is then formed. The first layer 111 of the infrared sensor bi-morph is deposited, patterned and etched in Fig. 9(g). A typical candidate for this first layer would be aluminum. The second layer 112 of the infrared sensor bi-morph is then deposited (112) in Fig. 9(h). A possible choice for this second layer would be silicon dioxide. The second IR detector layer is then patterned and etched, as shown in Fig. 9(i). Last, the top layer of single crystal silicon substrate 109 is removed using XeF_2 vapor phase etch in Fig. 9(j), leaving gap 110 between the sensor and the substrate.

This last step is another important part of the process. Xenon difluoride is only now gaining acceptance into the microfabrication arena. This material allows for the dry etch of silicon which is nearly 100% selective to silicon versus nearly all materials. Dry processes are very gentle compared to wet processes, which allows for the safe fabrication of what would typically be considered as "fragile" devices to produce. Also, because of the high selectivity to silicon, a number of materials could be used as tubing and sensing elements. It is even possible to consider the use of a polymer for one of these structures due to the gentle nature and high selectivity to silicon of the xenon difluoride etch. In another embodiment of the invention, silicon on insulator (SOI) wafers can be used to create the tube shaped thermal isolation structures. A typical fabrication process to fabricate an uncooled infrared sensor using the SOI wafer cavity process is shown in Fig. 10. The process begins with an SOI wafer as shown in Fig 10(a) comprised of a handle layer of silicon 142, and oxide layer of silicon 141, and a device layer of silicon 140. In Fig. 10(b), trenches 143 are made into device layer 140 which will form the shape of the walls of the tube. One advantage of this process is that conformal deposition is less of an issue, which increases the number of materials that can be used to produce the tubing. To be clearer, in the molded cavity process shown in Fig. 9(a-j), it is necessary for the deposition gases to make their way all the way through holes 120 in the back of the wafer and down narrow passages on the front of the wafer. In the process shown in Fig. 10(a-e), easy access to trenches 143 is provided.

In Fig 10(c), a layer 144 which forms walls of the tubing is deposited. This layer can be composed of silicon dioxide, although a number of other films are possible candidates. The tubing layer is patterned and etched in Fig. 10(d), which will later allow

the silicon etchant, typically xenon difluoride, to etch away the device layer 140, which is composed of silicon. To allow etch-access to the region inside of the tubing, etch holes 145 are created.

From this point on, the process continues as described from Fig. 9(g) onwards to create layers 111 and 112 of the bi-morph structure and gap 110 between substrate and sensor.

It should be mentioned that there are other ways to produce tubing which are known in the prior art, such as that shown in Fig. 11(a-f). In this process, wafer 200 has a layer of PSG 202 deposited onto its surface, as shown in Fig. 11(b). A mesa 204 is formed by patterning and etching the PSG, Fig. 11(c). In Fig. 11(d), a layer 206, composed of silicon nitride, is deposited to form the walls of the thermal isolator. Etch-access holes 208 are patterned into layer 206 to allow later removal of the sacrificial material 205 inside of the isolator. A second layer 210, such as PSG, is deposited in Fig. 11(f) and planarized to bring its surface flush with the top of the isolator. The process then continues on similarly to that shown from Fig. 9(g) onwards. It should be noted that PSG was used as a sacrificial layer, but with slight modifications, silicon could be used as the sacrificial layer. Alternatively, hydrogen fluoride or hydrogen fluoride vapor may be used to remove the PSG depending on the other materials used in the structure.

The processes mentioned up to this point have not discussed the method of measuring the amount of beam bending, shown in Fig. 12. Optical and capacitance techniques can be used. Optical techniques are the easiest to integrate with the aforementioned designs since no circuitry would be needed if the sensing is done off-chip. However, it is possible to integrate sophisticated circuitry into the sensors. An example of a device that has integrated circuitry necessary to measure capacitance changes is shown in Fig. 13. The structure has consists of substrate 309, thermal isolators 353, capacitance plate and electrical traces on the substrate 354, connection wires 352 to the bi-morph, bi-morphs 355 and 356, and etch-access holes 351. It should be noted that this device has an interesting feature of using an "L"-shaped isolator. In terms of thermal isolation, there is an advantage to not having the sensors on the same thermal isolator. Specifically, if one sensor would become warm due to infrared heating, the sensor on the same thermal isolator may also become warmer solely because of thermal "cross-talk" between sensors. By moving from a tubing design to an "L"-shaped configuration, this cross-talk is minimized. Also, it should be mentioned that the other

plate of the capacitor is in this case the lower portion of the bi-morph 355 or 356, and is electrically connected through connection wires 352.

The fabrication process, which is also compatible with SOI wafer isolator concept, as described in Fig. 10, is shown in Fig. 14(a-h). In Fig 14(a), wafer 350 with previously created CMOS circuitry 360 is fabricated with a set of pads 362 composed of a metal, typically aluminum, electrically insulated from substrate 350 by a layer of oxide 361. Aluminum pads 362 are connected to the CMOS circuitry. It should be noted that the stack shown in Fig 14(a) as 360, representing CMOS circuitry, is from bottom to top, a diffusion, an electrical isolator, a layer of polysilicon, and a metal layer. This set of layers is used solely as a representation and many other configurations of circuitry are possible.

Trenches 370, shown in Fig. 14(b) are patterned and etched to form the shape of the isolator. The thermal isolator layer 371 is deposited in Fig. 14(c). This layer is preferably composed of silicon dioxide. In Fig. 14(d), etch-access areas 372 are opened and openings 373 to the electrical contacts on the circuitry are created. A release layer of silicon 375 is deposited in Fig. 14(e) and anchor points 376 to the thermal isolator are patterned and etched. Connection points to the electrical connection to the lower plate could also be defined now. In Fig. 14(f), lower layer 377 of bi-morph 356 is deposited and patterned and etched. Similarly in Fig. 14(g), upper layer 378 of bi-morph 356 is patterned and etched. Finally, in Fig. 14(h), the structure is released, typically using xenon difluoride, creating the gap 380 between bi-morph 356 and substrate 350.

Another process variation for the CMOS compatible processes is to make the trench and thermal isolation layer before processing the CMOS. Because CMOS circuitry typically forces subsequent processing steps to be below approximately 400°C, if Aluminum traces are used, certain processes that may be desirable to produce the thermal isolation layer may not be possible. One good example would be thermal oxidation of the silicon, which generally requires temperatures in excess of 1000°C for sufficiently fast oxide growth rates. By creating the trenches first, it would be possible to deposit virtually any CMOS compatible layer, at any temperature, to create the thermal isolation layer. A process choice could be made as to whether to remove the thermal isolation layer from the outside of the wafer (leaving the thermal isolation layer that has been deposited inside of the trench, leaving the entire thermal isolation layer or

selectively making openings in the thermal isolation layer before starting with the CMOS fabrication.

One potential drawback of the L-shaped isolator is that it may flex too much during vibration or during use as a sensor. In another embodiment of the invention, a corrugated shape 382 or similar shape could be used to improve the rigidity of the thermal isolator, as shown in Fig. 15. In yet another embodiment, a thermal isolator similar to that shown in Fig. 13 can be fabricated. This isolator, shown as reference number 384 in Fig 16, is different from that of Figure 13 in that it only extends part way under the isolated sensor, thereby reducing its capacity to conduct heat into the substrate. This isolator is the preferred embodiment of the present invention.

A further method of fabrication is shown in Fig. 17(a-d). This process is substantially identical to the process shown in Figs. 14(a-h), however, in this instance, a silicon on insulator (SOI) wafer is utilized. Note in Fig. 17(a) the presence of insulating layer 390. The use of the SOI wafer is useful when fabricating arrays of sensors, because all sensors in the array can be etched to the depth of the insulating layer 390, thereby avoiding etch depth variations due to the xenon difluoride etching process. This yields uniform thermal isolators for all sensors in the array. This avoids having to calibrate each sensor differently than other sensors in the array, and yields more uniform results. A structure built using an SOI wafer is shown in Fig. 17. Note flat base 500 upon which thermal isolator 510 rests. This is the insulating layer of material in the SOI chip. The etchant used to etch away the silicon of the wafer is ineffective on the material of the insulator layer, such that etches, even if over-timed, will only etch down to the level of the insulating layer of material. An array of devices using an SOI wafer is shown in Fig. 18. Fig. 18a shows that fabrication with an SOI wafer can be used with the tube-shaped thermal isolators as well as the L-shaped isolators. Figures 19 and 19a show arrays of devices using the L-shaped and the tube-shaped isolators, respectively. To further save on wafer real estate, in addition to utilizing the vertical thermal isolators, it is possible to move wire 512 from Figures 18 and 18a underneath the bi-morph, as shown in differing views in Figs. 20 and 20a. The serpentine shape of the wire serves to further reduce the thermal loss which may occur by virtue of the wire connection to the bi-morph.

It is possible to construct the vertical thermal isolators of this invention from a variety of different materials. As stated previously, the preferred material is silicon nitride, but other materials include silicon carbide, LPCVD silicon dioxide, a polymer

known as parylene and tetraethyl orthosilicate silicon dioxide. A person of ordinary skill in the art would recognize many other materials which may be appropriate.

As will be recognized by those of ordinary skill in the art, many configurations of IR detectors are possible utilizing the vertical thermal isolation structures disclosed herein. Two further examples are shown in Figures 21 and 22. Figure 21 discloses a single post IR sensor. The IR sensor is composed of a vertical thermal insulator 402 upon which has been constructed a post 407. Preferably post 407 is composed of a material which will expand or contract based on the amount of heat contained therein. Layer 406 is an infrared absorbing element which will conduct heat to post 407. Plate 404 is a metal plate which can be used to measure the capacitance between pads 405 and plate 404 to determine the deflection of the vertical post 407 when infrared energy has been absorbed thereby. This deflection could also be measured optically.

Figure 22 discloses a similar structure utilizing two posts, 414 and 416 which have been thermally isolated by vertical structure 412 from substrate 410. Preferably, posts 414 and 416 are composed of differing materials and the materials have different coefficients of thermal expansion when infrared energy is absorbed thereby. As a result, posts 414 and 416 will expand at different rates, causing plate 418 to tilt either left or right. The tilting of the plate can be measured optically or capacitively, depending upon the application.

Figures 21 and 22 disclose infrared sensors that would not be possible to build without the vertical thermal isolators disclosed in this invention. The fact that they are connected to their respective substrates within a deep trench prohibits the use of a horizontal thermal isolator because of the lack of wafer real estate at the connection point.

The invention described herein has been disclosed in terms of use with an infrared sensor, however, it should be realized by anyone of ordinary skill in the art that the invention need not be limited to infrared sensors but may be used with any microfabricated structure requiring thermal insulation from the wafer substrate.

I Claim:

1. A microfabricated device comprising:
 - a substrate wafer;
 - a vertical thermal isolator extending from said wafer; and
 - a microstructure supported by said vertical thermal isolator;wherein said vertical thermal isolator thermally isolates said microstructure from said wafer and wherein said vertical thermal isolator does not physically extend horizontally on said wafer substantially past the area of said wafer covered by said microstructure.
2. The microfabricated device of Claim 1 wherein said vertical thermal isolator is tube shaped and wherein said microstructure is disposed on the outside circumference of said vertical thermal isolator.
3. The microfabricated device of Claim 2 wherein said tube shaped vertical thermal isolator has a rectangular cross section.
4. The microfabricated device of Claim 2 wherein said tube shaped vertical thermal isolator is composed of a material selected from the group comprising silicon nitride, silicon carbide, silicon dioxide and parylene.
5. The microfabricated device of Claim 2 wherein said microstructure is cantilevered from said tube shaped vertical thermal isolator.
6. A microfabricated device comprising:
 - a substrate;
 - one or more vertical thermal isolators extending from said substrate;

a plurality of microstructures disposed on said one or more thermal isolators such that said microstructures are said thermally insulated by said one or more vertical thermal isolators from said silicon substrate; and
wherein said one or more vertical thermal isolators are substantially covered by said plurality of microstructures.

7. A method for constructing a substrate wafer having a vertical thermal isolator for thermally isolating micro structures from said wafer comprising the steps of:
 - etching one or more trenches in said substrate wafer, said trenches defining the cross-sectional shape of said vertical thermal isolators;
 - etching one or more access holes for each of said trenches;
 - binding a second silicon wafer to the top of said substrate wafer, thereby covering said trenches;
 - performing a conformal deposition of a material on the inside of said trenches through said access holes to form said vertical thermal isolator;
 - etching away said second wafer;
 - constructing a microstructure connected to the top of said vertical thermal isolator; and
 - etching away a portion of said substrate wafer, thereby releasing said microstructure and forming a void between said microstructure and said substrate wafer such that said microstructure is thermally isolated from said substrate wafer by said vertical thermal isolator.
8. The method of claim 7 wherein said second wafer is composed of silicon and wherein said second wafer is coated with a layer of silicon dioxide.
9. The method of claim 7 wherein said one or more trenches are formed using a deep-RIE etcher.

10. The method of claim 7 wherein said one or more access holes extend through the side of said substrate wafer opposite said one or more trenches, and are created using a deep-RIE process.
11. The method of claim 7 wherein said vertical thermal isolators are formed by a conformal LPCVD silicon nitride deposition.
12. The method of Claim 8 wherein said second wafer is removed using an etch media which does not measurably attack silicon nitride.
13. The method of Claim 12 wherein said etch media is potassium hydroxide.
14. The method of Claim 7 wherein said micro structure is a bimorph .
15. The microfabricated device of Claim 1 wherein said thermal isolators are L-shaped.
16. The microfabricated device of Claim 15 wherein said microstructures are cantilevered from said L-shaped vertical thermal isolators.
17. The microfabricated device of Claim 16 wherein said L-shaped vertical support structure is corrugated.
18. A microfabricated device of Claim 15 wherein said micro structure is a bimorph.
19. The microfabricated device of Claim 18 wherein said bimorph bends when exposed to infrared energy and wherein said bend in said bimorph can be measured and correlated to the amount of infrared energy absorbed.
20. The microfabricated device of Claim 19 wherein said bending of said bimorph is measure optically.

21. The microfabricated device of Claim 19 wherein said bending of said bimorph is measured capacitatively.
22. The microfabricated device of Claim 21 wherein one layer of said bimorph is composed of a metal.
23. The method of constructing a vertical thermal isolator comprising:
- providing a substrate;
 - etching one or more trenches in said substrate;
 - depositing a layer of material over said substrate and into said trenches;
 - etching away portions of said deposited layer to form the tops of said vertical thermal isolators;
 - coating said substrate with a sacrificial layer of material and etching away said portions of said sacrificial layer which cover the tops of said vertical support structures;
 - forming a microstructure on said sacrificial layer and connected to the top of said one or more vertical thermal isolators; and
 - etching away said sacrificial layer thereby releasing said micro structures from said substrate.
24. A microfabricated device comprising:
- a substrate wafer;
 - a plurality of vertical thermal isolators extending vertically from said wafer; and
 - one or more microstructures supported on said vertical thermal isolators such that said microstructures are thermally insulated from said wafer and wherein said vertical thermal isolators are substantially underneath of said micro structures.
25. The device of Claim 24 wherein said vertical thermal isolators are L-shaped.

26. The device of Claim 25 wherein said micro structures are cantilevered from said L-shaped vertical thermal isolators.
27. The device of claim 25 wherein said vertical thermal isolators are corrugated.
28. A sensor for infrared energy comprising:
a substrate wafer;
a vertical thermal isolator disposed on said substrate wafer and extending upwardly therefrom; and
a bi-morph, disposed on said vertical thermal isolator, thereby creating a void between said substrate wafer and said bi-morph;
wherein said bi-morph is thermally isolated from said substrate layer by said vertical thermal isolator and wherein said vertical thermal isolator is substantially between said bi-morph and said substrate wafer.
29. The sensor of claim 28 wherein one material of said bi-morph is a metal and further comprising:
a capacitance plate, disposed on said substrate wafer under said bi-morph; and
CMOS circuitry, disposed on said wafer, for measuring the capacitance between said metal material of said bi-morph and said capacitance plate when said bi-morph moves in relation to said capacitance plate.
30. The sensor of claim 28 further comprising a means for removing heat from said bi-morph.
31. The microfabricated device of Claim 15 wherein said substrate wafer is a silicon on insulator wafer.

1/38




FIG. 1a
(Prior Art)




FIG. 1b
(Prior Art)

2/38




FIG. 2

3/38




FIG. 2A

4/38




FIG. 3
(Prior Art)

5/38




FIG. 4
(Prior Art)

6/38




FIG. 5
(Prior Art)

7/38




FIG. 6
(Prior Art)

8/38




FIG. 7

9/38




FIG. 8

10/38




FIG. 9A




FIG. 9B




FIG. 9C

SUBSTITUTE SHEET (RULE 26)

11/38




FIG. 9D

12/38







FIG. 9E

SUBSTITUTE SHEET (RULE 26)

13/38



SUBSTITUTE SHEET (RULE 26)

14/38




FIG. 9I




FIG. 9J

15/38




FIG. 10A




FIG. 10B

16/38




FIG. 10C





FIG. 10D

17/38

**FIG. 10E**

18/38




FIG. 11A




FIG. 11B




FIG. 11C

SUBSTITUTE SHEET (RULE 26)

19/38




FIG. 11D




FIG. 11E

20/38




FIG. 11F




FIG. 11G

21/38




FIG. 11H

22/38








FIG. 12




23/38

**FIG. 13****SUBSTITUTE SHEET (RULE 26)**

24/38

**FIG. 14A****FIG. 14B****SUBSTITUTE SHEET (RULE 26)**

25/38

**FIG. 14D****FIG. 14E****SUBSTITUTE SHEET (RULE 26)**

26/38




FIG. 14G




FIG. 14H

27/38




FIG. 15

28/38







FIG. 16

29/38

**FIG. 17A****FIG. 17B**

30/38




FIG. 17D




FIG. 17E

31/38




FIG. 18

SUBSTITUTE SHEET (RULE 26)

32/38




FIG. 18A

SUBSTITUTE SHEET (RULE 26)

33/38




FIG. 19

34/38




FIG. 19A

35/38




FIG. 20

36/38




FIG. 20A

37/38




FIG. 21

38/38




FIG. 22

INTERNATIONAL SEARCH REPORT

Inventor's Application No
PCT/US 00/20699

A. CLASSIFICATION OF SUBJECT MATTER

IPC 7 G01J5/40

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 G01J

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

PAJ, EPO-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

| Category * | Citation of document, with indication, where appropriate, of the relevant passages | Relevant to claim No. |
|------------|--|---------------------------|
| A | PATENT ABSTRACTS OF JAPAN vol. 1996, no. 11, 29 November 1996 (1996-11-29) -& JP 08 193888 A (NIKON CORP), 30 July 1996 (1996-07-30) abstract | 1,6,7, 23,24 |
| A | US 5 808 350 A (RAY MICHAEL ET AL) 15 September 1998 (1998-09-15) abstract; figure 1A | 1,6,7, 23,24 |
| A | EP 0 716 293 A (IMEC INTER UNI MICRO ELECTR) 12 June 1996 (1996-06-12) the whole document | 1,6,7, 21-24, 28,29 |

☐ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

* Special categories of cited documents :

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- *&* document member of the same patent family

Date of the actual completion of the international search

25 October 2000

Date of mailing of the international search report

03/11/2000

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Ramboer, P

THIS PAGE LEFT BLANK

INTERNATIONAL SEARCH REPORT

Information on patent family members

In International Application No

PCT/US 00/20699

| Patent document cited in search report | | Publication date | Patent family member(s) | Publication date |
|---|---|---------------------|------------------------------|--------------------------|
| JP 08193888 | A | 30-07-1996 | NONE | |
| US 5808350 | A | 15-09-1998 | NONE | |
| EP 0716293 | A | 12-06-1996 | BE 1008927 A US 5623147 A | 01-10-1996 22-04-1997 |

THIS PAGE LEFT BLANK